A new statistical technique for avei-age power estimation in sequential circuits is presented. Due to the feedback mechanism, conventional statistical procedures cannot be applied to infer the average power of sequential circuits. As a remedy, we propose a sequential procedure to determine am independence interval which is used to generate an independent and identically distributed (iid) power sample. A distribulion-independent stopping crilerion is applied to choose an appropriate convergent sample size. The proposed technique is applied to a set of sequential benchmark circuits and demonstrates high accuracy and efficiency.
Introduction
Power estimation problem in sequential circuits is much more complicated than in combinational circuits because of feedback loops. Unlike those at primary inputs, switching characteristics at latch inputs cannot be acquired without analysis of the embedded finite-state machine (FSM) . The analysis of FSM poses a great impediment to accurate power estimation due to its exponential complexity with the number of latches.
In this paper we propose a statistical approach, as outlined in Fig. 1 , to overcome this difficulty. In general, statistical mean estimation procedures require an iid sample, i.e., a random sample of mutually independent power data. However, in sequential circuits power dissipations in consecutive clock cycles are temporally correlated. Thus, special care has to be taken in collecting the sample power data for mean analysis. We propose a sequential procedure to dynamically determine a proper independence interval separated by which two sample power data can be treated as mutua.lly independent. This procedure is based on three independence tests which examine with certain significance the hypothesis that a power sequence is independent. Using the independence interval, an iid power sample can be genera.ted. Sample size is controlled by measuring the convergence of the average power estimate by a distributionindependent criterion developed previously [5] . Compared with previous approaches [1, 2, 3, 41, our technique has the advantage of improved accuracy and simulation efficiency.
The rest of the paper is organized as follows. In Section I1 we :propose a random process model for power dissipation in sequential circuits and explain its effect on the performance of conventional statistical techniques. In Section Permission to make digitalhard copy of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage, the copyright notice, the title of the publicalion and its date appear, and notice is given that copying is by permission of ACM, Inc. To copy otherwise, to republish, to post on servers or to redishibute to lists, requires prior specific permission andlor a fee. I11 we introduce a sequential procedure to select an independence interval for generation of iid power sample. The implementation of the proposed technique is described in Section IV along with the experimental results of a set of benchmark circuits, followed by concluding remarks in Section V.
Statistical Power Dissipation Model
Ignoring the contribution due to leakage power, switching activity accounts for the major source of power dissipation in CMOS circuits which can be described by the following model:
where Ng is the number of elements of the circuit, V j and Sj ( j = k -1, k ) are the primary input pattern and state vector during j t h clock cycle, respectively. Ci is the effective loading capacitance which takes into account short circuit power and internal capacitances. ni is the transition count at node i. T is the clock cycle time and is the power supply voltage. Because V and S are random quantities, so does P . In addition, the feedback of latch signals introduce temporal correlations among power dissipations in neighboring clock cycles. Thus, the power dissipation behavior of sequential circuits needs to be modeled as a random process. For average power estimation, unfortunately, due to temporal correlations conventional statistical techniques can no longer apply. For a correlated power sequence, while it remains true that sample mean is an unbiased estimator of ,U, sample variance s i is not an unbiased estimator of g2. If the sample data are positively correlated, as is very often the case in practicc, the samplc variance will have a negative bias, i.e., E[sk] < 0'. In statistical power estimation, s i is used to construct a confidence interval of the mean which directly determines the sample size that meets the convergence criterion. With negative bias in s: , the confidence interval will be overly narrow. This causes premature termination of power simulation and less-than-specified cstimation accuracy.
Generation of IID Power Sample
The above problem justifies the need to develop a technique to generate a random power sample from a sequential circuit. Unlike previous approaches which resort to explicit or implicit FSM analysis, our approach "extracts" a random sample directly from the correlated power sequence. This task is equivalent to extracting an iid sequence from the original time series since a random sample can be viewed as generated from an iid random process. To proceed, we assume that { P j } is &mixing [8] and stationary with finite variance. In essence, &mixing refers to the property that the behavior of { P j } at two time instants become increasingly independent of each other as they get further apart. This is a mild assumption and is mostly true in practice. Given 
111-A Hypothesis Tests for Independence
In an independence test, we test the validity of the following hypothesis and its alternative H : Sequence is independent A : Sequence is not independent (2) In the following, we apply three such tests to determine the likclihood of thc hypothcsis for a power scqucnce. Thcsc tests examine various aspects of { P j } , therefore minimize the probability of erroneous test outcome due to statistical fluctuations in the observation sequence. 
With a specified, the corresponding c can be found by
2
An alternative but related test concerns the following statistic:
If P I , . . . , P, is an iid sequence, the test statistic also converges to the standard normal distribution as n increases [6] . This result can be understood by expressing C , in terms of D,
As n increases, C, and D, become asymptotically equivalent and thus have identical limiting distributions. Nevertheless, when n is finite, C, and D, distribute differently.
In practice the values of C, and D, may even be different enough to lead to opposite test outcomes. Therefore, both tests are adopted to minimize the effect of finite sample size on test results.
Lag-One Autocorrelation Coefficient Test Spectral Test
The independent hypothesis can also be examined from the spectral perspective of a power sequence. The spectrum of { P j } is defined as where Rk is the lag-lc autocovariance of {Pj}. If {Pj} is an iid process, (10) reduces to becaus'e R k = 0 for all k but k = 0. Thus the spectrum of an iid process is constant over all frequency. For a power sequence of finite length n, we use the periodogram method to estimate its spectrum. In this method, 27lg(X) is approximated Iby the sum of its components Tj at frequency 27rj/n, where j = 1,. . . , n/2: Becawe of its flat spectrum, the cumulative spectral distribution function of an iid process is 1 l c
R O a uniform distribution. Using this result, the independence of a power sequence can be tested by comparing its spectral distribution function with (15) using the KolmogorovSmirnov test [ 7 ] , whose test statistic is E n = m a x ( i S I , -k l ) .
k
The critical value of En can be found in the same manner as the lag-one autocorrelation test.
111-B Selection of Independence Interval
Basled on the independence tests, a sequential procedure is depicted in Fig. 2 is set to zero and a power sequence is collected by simulating the target circuit for n consecutive clock cycles. The sequence length n is determined by the trade-off between simulation cost and stability of test outcome. The sequence is then tested by all three independence tests for the userspecified significance level. If the hypothesis is accepted unanimously, the iteration stops and and a zero independence interval is returned. Otherwise the trial interval is incremented by one clock cycle to reduce the temporal correlation and a new power sequence of the same length is generated and tested again. The iteration continues until the desired significance level is achieved. The trial interval at the end of iteration is an appropriate independence interval at which an iid power sample can be generated for convergence analysis.
VI. Average Power Estimation and Experimental Results
With the selected independence interval, a two-phase simulation approach is adopted to generate an iid power sample for the sake of efficiency. A zero-delay simulator is invoked to simulate the circuit over the independence interval and power is monitored by a general-delay simulator during the sampling clock cycle. To determine convergence of the average power estimate, we use a nonparametric criterion based on the order statistics [5] .
The proposed procedure has been implemented on top of our distribution-independent power estimation tool (DIPE) [5] . The default significance level of the independence tests is 0.10 to minimize the probability that a power sequence is erroneously taken as independent when it is autocorrelated. The power sequence length n used in the tests needs to be carefully chosen as well. For simulation efficiency, a small n is desirable; however, the sequence needs to be of appropriate length since the stability of test outcome improve: with increasing n. In the following experiments, we Circuit  Name  s208  s298  s344  s349  s382  s386  s400  s420  s444  s510  s526  s641  s713  s820  s832  s838  s1196  s1238  s1423  s1488  s1494  s5378 Table 1 , SIM is a very accurate estimate of the real average power. 1.1. is the independence interval determined by the procedure in 111-B. &, is the average power estimate from a sample of size listed under column Sample Size which achieves the accuracy specification. The last column reports the CPU time usage. It is shown that our technique can produce accurate average power estimates with reasonable amount of time. With random input patterns, an independence interval of a few clock cycles usually suffices to generate an iid power sample. The capability of dynamic independence interval selection offered by this technique preserves the simulation efficiency of DIPE.
To evaluate the average performance of the technique, we conducted 1,000 simulation runs for every circuit and summarized the results in Table 2. In this table, IImin, II,,, and II,,, are the minimum, maximum, and average length of the independence interval, respectively. Sa,, is the average sample size and Davg is the average percentage deviation of the estimation results from the reference value. Err is the percentage of the total runs violating the accuracy specification. Table 2 shows that the estimation results produced by the proposed technique indeed meet the accuracy specification and are in general very accurate.
V. Conclusion
We have proposed a new statistical technique for average power estimation in sequential circuits. Due to the feedback mechanism, power dissipations of a sequential circuit Circuit  s208  s298  s344  s349  s382  s386  s400  s420  s510  s526  s641  s713  $320  s832  s838  s1196  s1238  s1423  s1488  s1494  s5378  s9234   I I m i n   1   3  2  2  2  2  3  1  1  2  1   1   2  2  1  1  1  2  2  2  2  3 IIma, 8 Table 2 : Performance summary from 1000 simulation runs.
in consecutive clock cycles are temporally correlated. On the other hand, statistical average power estimation requires an iid sample. We have developed a sequential procedure to select a proper independence interval using which an iid sample can be generated. The sample is then analyzed by a distribution-independent stopping criterion to determine an appropriate convergent sample size. The accuracy and robustness of this technique have been successfully demonstrated.
